delay model estimation in rc-tree circuits based on the power-lognormal distribution

computation of the second order delay in rc-tree based circuits is important during the design process of modern vlsi systems with respect to having tree structure circuits. calculation of the second and higher order moments is possible in tree based networks. because of the closed form solution, computation speed and the ease of using the performance optimization in vlsi design methods such as floor planning, placement and routing, the elmore delay metric is widely implemented for past generation circuits. however, physical and logical synthesis optimizations require fast and accurate analysis techniques of the rc networks. elmore first proposed matching circuit moments to a probability density function (pdf), which led to the widespread implementation of it in many networks. but the accuracy of elmore metric is sometimes unacceptable for the rc interconnect problems in today’s cmos technologies. the main idea behind our approach is based on the moment matching technique with the power-lognormal distribution and proposing the closed form formula for the delay evaluation of the rc-tree networks. the primary advantages of our approach over the past proposed metrics are the ease of implementation, reduction of the complexity and proposing an efficiency formula without referring to lookup tables. simulation results confirmed that our method illustrates a good degree of accuracy and the relative average of errors is less than 20%.